VLSI circuit of lamprey unit pattern generator

Elizabeth Brauer, Ranu Jung, Brett Thompsen, James J. Abbas

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The purpose of this research is to develop an analog VLSI electronic circuit that mimics the behavior of the biological lamprey spinal cord. The lamprey is an eel-like lower vertegrate with a relatively simple nervous system. The pattern generator for locomotion is distributed along the 100 spinal segments of the lamprey spinal cord and can be treated as a chain of coupled unit Pattern Generators (uPG) with oscillatory properties. In this work, we consider a 4 neuron uPG model. Bifurcation analysis of this model indicates a wide range of behaviors. In addition, a CMOS analog integrated circuit has been designed, fabricated, and tested which models the biological lamprey unit Pattern Generator. Measurement results show that the electronic circuit behavior is qualitatively similar to that of the numerical model.

Original languageEnglish (US)
Title of host publicationProceedings of the International Joint Conference on Neural Networks
PublisherIEEE
Pages2319-2322
Number of pages4
Volume4
StatePublished - 1999
EventInternational Joint Conference on Neural Networks (IJCNN'99) - Washington, DC, USA
Duration: Jul 10 1999Jul 16 1999

Other

OtherInternational Joint Conference on Neural Networks (IJCNN'99)
CityWashington, DC, USA
Period7/10/997/16/99

Fingerprint

VLSI circuits
CMOS integrated circuits
Networks (circuits)
Neurology
Neurons
Numerical models

ASJC Scopus subject areas

  • Software

Cite this

Brauer, E., Jung, R., Thompsen, B., & Abbas, J. J. (1999). VLSI circuit of lamprey unit pattern generator. In Proceedings of the International Joint Conference on Neural Networks (Vol. 4, pp. 2319-2322). IEEE.

VLSI circuit of lamprey unit pattern generator. / Brauer, Elizabeth; Jung, Ranu; Thompsen, Brett; Abbas, James J.

Proceedings of the International Joint Conference on Neural Networks. Vol. 4 IEEE, 1999. p. 2319-2322.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Brauer, E, Jung, R, Thompsen, B & Abbas, JJ 1999, VLSI circuit of lamprey unit pattern generator. in Proceedings of the International Joint Conference on Neural Networks. vol. 4, IEEE, pp. 2319-2322, International Joint Conference on Neural Networks (IJCNN'99), Washington, DC, USA, 7/10/99.
Brauer E, Jung R, Thompsen B, Abbas JJ. VLSI circuit of lamprey unit pattern generator. In Proceedings of the International Joint Conference on Neural Networks. Vol. 4. IEEE. 1999. p. 2319-2322
Brauer, Elizabeth ; Jung, Ranu ; Thompsen, Brett ; Abbas, James J. / VLSI circuit of lamprey unit pattern generator. Proceedings of the International Joint Conference on Neural Networks. Vol. 4 IEEE, 1999. pp. 2319-2322
@inproceedings{face44bdd71f480da2f830114bcf0288,
title = "VLSI circuit of lamprey unit pattern generator",
abstract = "The purpose of this research is to develop an analog VLSI electronic circuit that mimics the behavior of the biological lamprey spinal cord. The lamprey is an eel-like lower vertegrate with a relatively simple nervous system. The pattern generator for locomotion is distributed along the 100 spinal segments of the lamprey spinal cord and can be treated as a chain of coupled unit Pattern Generators (uPG) with oscillatory properties. In this work, we consider a 4 neuron uPG model. Bifurcation analysis of this model indicates a wide range of behaviors. In addition, a CMOS analog integrated circuit has been designed, fabricated, and tested which models the biological lamprey unit Pattern Generator. Measurement results show that the electronic circuit behavior is qualitatively similar to that of the numerical model.",
author = "Elizabeth Brauer and Ranu Jung and Brett Thompsen and Abbas, {James J.}",
year = "1999",
language = "English (US)",
volume = "4",
pages = "2319--2322",
booktitle = "Proceedings of the International Joint Conference on Neural Networks",
publisher = "IEEE",

}

TY - GEN

T1 - VLSI circuit of lamprey unit pattern generator

AU - Brauer, Elizabeth

AU - Jung, Ranu

AU - Thompsen, Brett

AU - Abbas, James J.

PY - 1999

Y1 - 1999

N2 - The purpose of this research is to develop an analog VLSI electronic circuit that mimics the behavior of the biological lamprey spinal cord. The lamprey is an eel-like lower vertegrate with a relatively simple nervous system. The pattern generator for locomotion is distributed along the 100 spinal segments of the lamprey spinal cord and can be treated as a chain of coupled unit Pattern Generators (uPG) with oscillatory properties. In this work, we consider a 4 neuron uPG model. Bifurcation analysis of this model indicates a wide range of behaviors. In addition, a CMOS analog integrated circuit has been designed, fabricated, and tested which models the biological lamprey unit Pattern Generator. Measurement results show that the electronic circuit behavior is qualitatively similar to that of the numerical model.

AB - The purpose of this research is to develop an analog VLSI electronic circuit that mimics the behavior of the biological lamprey spinal cord. The lamprey is an eel-like lower vertegrate with a relatively simple nervous system. The pattern generator for locomotion is distributed along the 100 spinal segments of the lamprey spinal cord and can be treated as a chain of coupled unit Pattern Generators (uPG) with oscillatory properties. In this work, we consider a 4 neuron uPG model. Bifurcation analysis of this model indicates a wide range of behaviors. In addition, a CMOS analog integrated circuit has been designed, fabricated, and tested which models the biological lamprey unit Pattern Generator. Measurement results show that the electronic circuit behavior is qualitatively similar to that of the numerical model.

UR - http://www.scopus.com/inward/record.url?scp=0033333616&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033333616&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0033333616

VL - 4

SP - 2319

EP - 2322

BT - Proceedings of the International Joint Conference on Neural Networks

PB - IEEE

ER -