Subthreshold source-coupled logic circuits for ultra-low-power applications

Armin Tajalli, Elizabeth Brauer, Yusuf Leblebici, Eric Vittoz

Research output: Contribution to journalArticle

76 Citations (Scopus)

Abstract

This paper presents a novel approach for implementing ultra-low-power digital components and systems using source-coupled logic (SCL) circuit topology, operating in weak inversion (subthreshold) regime. Minimum size pMOS transistors with shorted drain-substrate contacts are used as gate-controlled, very high resistivity load devices. Based on the proposed approach, the power consumption and the operation frequency of logic circuits can be scaled down linearly by changing the tail bias current of SCL gates over a very wide range spanning several orders of magnitude, which is not achievable in subthreshold CMOS circuits. Measurements in conventional 0.18 μm CMOS technology show that the tail bias current of each gate can be set as low as 10 pA, with a supply voltage of 300 mV, resulting in a power-delay product of less than 1 fJ. Fundamental circuits such as ring oscillators and frequency dividers, as well as more complex digital blocks such as parallel multipliers designed by using the STSCL topology have been experimentally characterized.

Original languageEnglish (US)
Article number4550646
Pages (from-to)1699-1710
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume43
Issue number7
DOIs
StatePublished - Jul 2008

Fingerprint

Coupled circuits
Bias currents
Logic circuits
Electric network topology
Logic gates
Networks (circuits)
Transistors
Electric power utilization
Topology
Electric potential
Substrates

Keywords

  • CMOS integrated circuits
  • CMOS logic circuit
  • Current-mode logic (CML)
  • Pipelining
  • Power-delay product
  • Source-coupled logic (SCL)
  • Subthreshold CMOS
  • Subthreshold SCL
  • Ultra-low-power circuits
  • Weak inversion

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Subthreshold source-coupled logic circuits for ultra-low-power applications. / Tajalli, Armin; Brauer, Elizabeth; Leblebici, Yusuf; Vittoz, Eric.

In: IEEE Journal of Solid-State Circuits, Vol. 43, No. 7, 4550646, 07.2008, p. 1699-1710.

Research output: Contribution to journalArticle

Tajalli, Armin ; Brauer, Elizabeth ; Leblebici, Yusuf ; Vittoz, Eric. / Subthreshold source-coupled logic circuits for ultra-low-power applications. In: IEEE Journal of Solid-State Circuits. 2008 ; Vol. 43, No. 7. pp. 1699-1710.
@article{92e9590887834eaa8e220ff146e218ea,
title = "Subthreshold source-coupled logic circuits for ultra-low-power applications",
abstract = "This paper presents a novel approach for implementing ultra-low-power digital components and systems using source-coupled logic (SCL) circuit topology, operating in weak inversion (subthreshold) regime. Minimum size pMOS transistors with shorted drain-substrate contacts are used as gate-controlled, very high resistivity load devices. Based on the proposed approach, the power consumption and the operation frequency of logic circuits can be scaled down linearly by changing the tail bias current of SCL gates over a very wide range spanning several orders of magnitude, which is not achievable in subthreshold CMOS circuits. Measurements in conventional 0.18 μm CMOS technology show that the tail bias current of each gate can be set as low as 10 pA, with a supply voltage of 300 mV, resulting in a power-delay product of less than 1 fJ. Fundamental circuits such as ring oscillators and frequency dividers, as well as more complex digital blocks such as parallel multipliers designed by using the STSCL topology have been experimentally characterized.",
keywords = "CMOS integrated circuits, CMOS logic circuit, Current-mode logic (CML), Pipelining, Power-delay product, Source-coupled logic (SCL), Subthreshold CMOS, Subthreshold SCL, Ultra-low-power circuits, Weak inversion",
author = "Armin Tajalli and Elizabeth Brauer and Yusuf Leblebici and Eric Vittoz",
year = "2008",
month = "7",
doi = "10.1109/JSSC.2008.922709",
language = "English (US)",
volume = "43",
pages = "1699--1710",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - Subthreshold source-coupled logic circuits for ultra-low-power applications

AU - Tajalli, Armin

AU - Brauer, Elizabeth

AU - Leblebici, Yusuf

AU - Vittoz, Eric

PY - 2008/7

Y1 - 2008/7

N2 - This paper presents a novel approach for implementing ultra-low-power digital components and systems using source-coupled logic (SCL) circuit topology, operating in weak inversion (subthreshold) regime. Minimum size pMOS transistors with shorted drain-substrate contacts are used as gate-controlled, very high resistivity load devices. Based on the proposed approach, the power consumption and the operation frequency of logic circuits can be scaled down linearly by changing the tail bias current of SCL gates over a very wide range spanning several orders of magnitude, which is not achievable in subthreshold CMOS circuits. Measurements in conventional 0.18 μm CMOS technology show that the tail bias current of each gate can be set as low as 10 pA, with a supply voltage of 300 mV, resulting in a power-delay product of less than 1 fJ. Fundamental circuits such as ring oscillators and frequency dividers, as well as more complex digital blocks such as parallel multipliers designed by using the STSCL topology have been experimentally characterized.

AB - This paper presents a novel approach for implementing ultra-low-power digital components and systems using source-coupled logic (SCL) circuit topology, operating in weak inversion (subthreshold) regime. Minimum size pMOS transistors with shorted drain-substrate contacts are used as gate-controlled, very high resistivity load devices. Based on the proposed approach, the power consumption and the operation frequency of logic circuits can be scaled down linearly by changing the tail bias current of SCL gates over a very wide range spanning several orders of magnitude, which is not achievable in subthreshold CMOS circuits. Measurements in conventional 0.18 μm CMOS technology show that the tail bias current of each gate can be set as low as 10 pA, with a supply voltage of 300 mV, resulting in a power-delay product of less than 1 fJ. Fundamental circuits such as ring oscillators and frequency dividers, as well as more complex digital blocks such as parallel multipliers designed by using the STSCL topology have been experimentally characterized.

KW - CMOS integrated circuits

KW - CMOS logic circuit

KW - Current-mode logic (CML)

KW - Pipelining

KW - Power-delay product

KW - Source-coupled logic (SCL)

KW - Subthreshold CMOS

KW - Subthreshold SCL

KW - Ultra-low-power circuits

KW - Weak inversion

UR - http://www.scopus.com/inward/record.url?scp=46749108096&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46749108096&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2008.922709

DO - 10.1109/JSSC.2008.922709

M3 - Article

VL - 43

SP - 1699

EP - 1710

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 7

M1 - 4550646

ER -