Improving the power-delay product in SCL circuits using source follower output stage

Armin Tajalli, Frank K. Gurkaynak, Yusuf Leblebici, Massimo Alioto, Elizabeth Brauer

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Pages145-148
Number of pages4
DOIs
StatePublished - 2008
Event2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 - Seattle, WA, United States
Duration: May 18 2008May 21 2008

Other

Other2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
CountryUnited States
CitySeattle, WA
Period5/18/085/21/08

Fingerprint

Coupled circuits
Logic gates
Logic circuits
Buffers
Electric potential

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Tajalli, A., Gurkaynak, F. K., Leblebici, Y., Alioto, M., & Brauer, E. (2008). Improving the power-delay product in SCL circuits using source follower output stage. In Proceedings - IEEE International Symposium on Circuits and Systems (pp. 145-148). [4541375] https://doi.org/10.1109/ISCAS.2008.4541375

Improving the power-delay product in SCL circuits using source follower output stage. / Tajalli, Armin; Gurkaynak, Frank K.; Leblebici, Yusuf; Alioto, Massimo; Brauer, Elizabeth.

Proceedings - IEEE International Symposium on Circuits and Systems. 2008. p. 145-148 4541375.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tajalli, A, Gurkaynak, FK, Leblebici, Y, Alioto, M & Brauer, E 2008, Improving the power-delay product in SCL circuits using source follower output stage. in Proceedings - IEEE International Symposium on Circuits and Systems., 4541375, pp. 145-148, 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008, Seattle, WA, United States, 5/18/08. https://doi.org/10.1109/ISCAS.2008.4541375
Tajalli A, Gurkaynak FK, Leblebici Y, Alioto M, Brauer E. Improving the power-delay product in SCL circuits using source follower output stage. In Proceedings - IEEE International Symposium on Circuits and Systems. 2008. p. 145-148. 4541375 https://doi.org/10.1109/ISCAS.2008.4541375
Tajalli, Armin ; Gurkaynak, Frank K. ; Leblebici, Yusuf ; Alioto, Massimo ; Brauer, Elizabeth. / Improving the power-delay product in SCL circuits using source follower output stage. Proceedings - IEEE International Symposium on Circuits and Systems. 2008. pp. 145-148
@inproceedings{bd44261efc634d96ac02ccad24c24b58,
title = "Improving the power-delay product in SCL circuits using source follower output stage",
abstract = "This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.",
author = "Armin Tajalli and Gurkaynak, {Frank K.} and Yusuf Leblebici and Massimo Alioto and Elizabeth Brauer",
year = "2008",
doi = "10.1109/ISCAS.2008.4541375",
language = "English (US)",
isbn = "9781424416844",
pages = "145--148",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

}

TY - GEN

T1 - Improving the power-delay product in SCL circuits using source follower output stage

AU - Tajalli, Armin

AU - Gurkaynak, Frank K.

AU - Leblebici, Yusuf

AU - Alioto, Massimo

AU - Brauer, Elizabeth

PY - 2008

Y1 - 2008

N2 - This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

AB - This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=51749085103&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51749085103&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2008.4541375

DO - 10.1109/ISCAS.2008.4541375

M3 - Conference contribution

SN - 9781424416844

SP - 145

EP - 148

BT - Proceedings - IEEE International Symposium on Circuits and Systems

ER -