Improving the power-delay product in SCL circuits using source follower output stage

Armin Tajalli; Frank K. Gurkaynak; Yusuf Leblebici; Massimo Alioto; Elizabeth J. Brauer

doi:10.1109/ISCAS.2008.4541375

Improving the power-delay product in SCL circuits using source follower output stage

Armin Tajalli, Frank K. Gurkaynak, Yusuf Leblebici, Massimo Alioto, Elizabeth J. Brauer

Electrical Engineering and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

8 Scopus citations

Abstract

This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

Original language	English (US)
Title of host publication	2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
Pages	145-148
Number of pages	4
DOIs	https://doi.org/10.1109/ISCAS.2008.4541375
State	Published - Sep 19 2008
Event	2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 - Seattle, WA, United States Duration: May 18 2008 → May 21 2008

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)	0271-4310

Other

Other	2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
Country	United States
City	Seattle, WA
Period	5/18/08 → 5/21/08

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/ISCAS.2008.4541375

Fingerprint Dive into the research topics of 'Improving the power-delay product in SCL circuits using source follower output stage'. Together they form a unique fingerprint.

Cite this

Tajalli, A., Gurkaynak, F. K., Leblebici, Y., Alioto, M., & Brauer, E. J. (2008). Improving the power-delay product in SCL circuits using source follower output stage. In 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 (pp. 145-148). [4541375] (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2008.4541375

Improving the power-delay product in SCL circuits using source follower output stage. / Tajalli, Armin; Gurkaynak, Frank K.; Leblebici, Yusuf; Alioto, Massimo; Brauer, Elizabeth J.

2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008. 2008. p. 145-148 4541375 (Proceedings - IEEE International Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Tajalli, A, Gurkaynak, FK, Leblebici, Y, Alioto, M & Brauer, EJ 2008, Improving the power-delay product in SCL circuits using source follower output stage. in 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008., 4541375, Proceedings - IEEE International Symposium on Circuits and Systems, pp. 145-148, 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008, Seattle, WA, United States, 5/18/08. https://doi.org/10.1109/ISCAS.2008.4541375

@inproceedings{bd44261efc634d96ac02ccad24c24b58,

title = "Improving the power-delay product in SCL circuits using source follower output stage",

abstract = "This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.",

author = "Armin Tajalli and Gurkaynak, {Frank K.} and Yusuf Leblebici and Massimo Alioto and Brauer, {Elizabeth J.}",

year = "2008",

month = sep,

day = "19",

doi = "10.1109/ISCAS.2008.4541375",

language = "English (US)",

isbn = "9781424416844",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

pages = "145--148",

booktitle = "2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008",

note = "2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008 ; Conference date: 18-05-2008 Through 21-05-2008",

}

TY - GEN

T1 - Improving the power-delay product in SCL circuits using source follower output stage

AU - Tajalli, Armin

AU - Gurkaynak, Frank K.

AU - Leblebici, Yusuf

AU - Alioto, Massimo

AU - Brauer, Elizabeth J.

PY - 2008/9/19

Y1 - 2008/9/19

N2 - This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

AB - This article explores the effect of using source follower buffers (SFB) at the output of source coupled logic (SCL) circuits. This technique can help to improve the power-delay product (PDP) of an SCL gate approximately by a factor of two. The proposed approach has been applied to improve the PDP in sub-threshold SCL circuits that have been developed for ultra-low power applications. Designed in conventional digital 0.18μm CMOS technology, the proposed SCL gate utilizing SFB at the output achieves a PDP of 0.5fJ/fF/gate while the gate draws 10nA from a 0.6V supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=51749085103&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51749085103&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2008.4541375

DO - 10.1109/ISCAS.2008.4541375

M3 - Conference contribution

AN - SCOPUS:51749085103

SN - 9781424416844

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 145

EP - 148

BT - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008

T2 - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008

Y2 - 18 May 2008 through 21 May 2008

ER -