Improving the power-delay performance in subthreshold source-coupled logic circuits

Armin Tajalli, Massimo Alioto, Elizabeth J. Brauer, Yusuf Leblebici

Research output: Contribution to journalArticle


Subthreshold source-coupled logic (STSCL) circuits can be used in design of low-voltage and ultra-low power digital systems. This article introduces and analyzes new techniques for implementing complex digital systems using STSCL gates with an improved power-delay product (PDP) based on source-follower output stages. A test chip has been manufactured in a conventional digital 0.18μm CMOS technology to evaluate the performance of the proposed STSCL circuit, and speed and PDP improvements by a factor of up to 2.4 were demonstrated.


ASJC Scopus subject areas

  • Computer Science(all)
  • Theoretical Computer Science

Cite this