Implementation of structured ASIC fabric using via-programmable differential MCML cells

Stéphane Badel, Ilhan Hatirnaz, Yusuf Leblebici, Elizabeth Brauer

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.

Original languageEnglish (US)
Title of host publicationIFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip
Pages234-238
Number of pages5
DOIs
StatePublished - 2006
EventIFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006 - Nice, France
Duration: Oct 16 2006Oct 18 2006

Other

OtherIFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006
CountryFrance
CityNice
Period10/16/0610/18/06

Fingerprint

Application specific integrated circuits
Networks (circuits)
Costs

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Badel, S., Hatirnaz, I., Leblebici, Y., & Brauer, E. (2006). Implementation of structured ASIC fabric using via-programmable differential MCML cells. In IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip (pp. 234-238). [4107635] https://doi.org/10.1109/VLSISOC.2006.313239

Implementation of structured ASIC fabric using via-programmable differential MCML cells. / Badel, Stéphane; Hatirnaz, Ilhan; Leblebici, Yusuf; Brauer, Elizabeth.

IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip. 2006. p. 234-238 4107635.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Badel, S, Hatirnaz, I, Leblebici, Y & Brauer, E 2006, Implementation of structured ASIC fabric using via-programmable differential MCML cells. in IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip., 4107635, pp. 234-238, IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006, Nice, France, 10/16/06. https://doi.org/10.1109/VLSISOC.2006.313239
Badel S, Hatirnaz I, Leblebici Y, Brauer E. Implementation of structured ASIC fabric using via-programmable differential MCML cells. In IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip. 2006. p. 234-238. 4107635 https://doi.org/10.1109/VLSISOC.2006.313239
Badel, Stéphane ; Hatirnaz, Ilhan ; Leblebici, Yusuf ; Brauer, Elizabeth. / Implementation of structured ASIC fabric using via-programmable differential MCML cells. IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip. 2006. pp. 234-238
@inproceedings{11785f97ec3344159b966540c44b8518,
title = "Implementation of structured ASIC fabric using via-programmable differential MCML cells",
abstract = "This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.",
author = "St{\'e}phane Badel and Ilhan Hatirnaz and Yusuf Leblebici and Elizabeth Brauer",
year = "2006",
doi = "10.1109/VLSISOC.2006.313239",
language = "English (US)",
isbn = "3901882197",
pages = "234--238",
booktitle = "IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip",

}

TY - GEN

T1 - Implementation of structured ASIC fabric using via-programmable differential MCML cells

AU - Badel, Stéphane

AU - Hatirnaz, Ilhan

AU - Leblebici, Yusuf

AU - Brauer, Elizabeth

PY - 2006

Y1 - 2006

N2 - This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.

AB - This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.

UR - http://www.scopus.com/inward/record.url?scp=46249090797&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46249090797&partnerID=8YFLogxK

U2 - 10.1109/VLSISOC.2006.313239

DO - 10.1109/VLSISOC.2006.313239

M3 - Conference contribution

SN - 3901882197

SN - 9783901882197

SP - 234

EP - 238

BT - IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip

ER -