Full-swing bootstrapped BiCMOS buffer

Elizabeth Brauer, Pradeep Elamanchili

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Bipolar circuits have high drive capability with low delay sensitivity to load while CMOS circuits have low power dissipation and high packing density. Combining both bipolar and MOS transistors on one monolithic substrate, Bipolar-CMOS (BiCMOS) circuits have high drive capability and low power dissipation at the expense of increased fabrication complexity. A major problem with conventional BiCMOS circuits is the reduced output swing due to the bipolar output transistors. This paper presents a novel BiCMOS circuit which uses bootstrapping to attain a full logic swing at the output. We present a design equation to estimate the size of the bootstrap capacitance as a function of power supply voltage. Simulations were performed using parameters from a 2.0 μm CMOS process with NPN option at supply voltages of 3.3 and 5 V. The circuit is a practical design which improves on the delay and power performance of previous bootstrapped BiCMOS inverters.

Original languageEnglish (US)
Title of host publicationProceedings of the IEEE Great Lakes Symposium on VLSI
Editors Anon
PublisherIEEE
Pages8-13
Number of pages6
StatePublished - 1997
Externally publishedYes
EventProceedings of the 1997 7th Great Lakes Symposium on VLSI - Urbana-Champaign, IL, USA
Duration: Mar 13 1997Mar 15 1997

Other

OtherProceedings of the 1997 7th Great Lakes Symposium on VLSI
CityUrbana-Champaign, IL, USA
Period3/13/973/15/97

Fingerprint

Networks (circuits)
Energy dissipation
Bipolar transistors
Electric potential
MOSFET devices
Transistors
Capacitance
Fabrication
Substrates

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Brauer, E., & Elamanchili, P. (1997). Full-swing bootstrapped BiCMOS buffer. In Anon (Ed.), Proceedings of the IEEE Great Lakes Symposium on VLSI (pp. 8-13). IEEE.

Full-swing bootstrapped BiCMOS buffer. / Brauer, Elizabeth; Elamanchili, Pradeep.

Proceedings of the IEEE Great Lakes Symposium on VLSI. ed. / Anon. IEEE, 1997. p. 8-13.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Brauer, E & Elamanchili, P 1997, Full-swing bootstrapped BiCMOS buffer. in Anon (ed.), Proceedings of the IEEE Great Lakes Symposium on VLSI. IEEE, pp. 8-13, Proceedings of the 1997 7th Great Lakes Symposium on VLSI, Urbana-Champaign, IL, USA, 3/13/97.
Brauer E, Elamanchili P. Full-swing bootstrapped BiCMOS buffer. In Anon, editor, Proceedings of the IEEE Great Lakes Symposium on VLSI. IEEE. 1997. p. 8-13
Brauer, Elizabeth ; Elamanchili, Pradeep. / Full-swing bootstrapped BiCMOS buffer. Proceedings of the IEEE Great Lakes Symposium on VLSI. editor / Anon. IEEE, 1997. pp. 8-13
@inproceedings{bb31a6075c694b51bfabb7bfc24ac1cf,
title = "Full-swing bootstrapped BiCMOS buffer",
abstract = "Bipolar circuits have high drive capability with low delay sensitivity to load while CMOS circuits have low power dissipation and high packing density. Combining both bipolar and MOS transistors on one monolithic substrate, Bipolar-CMOS (BiCMOS) circuits have high drive capability and low power dissipation at the expense of increased fabrication complexity. A major problem with conventional BiCMOS circuits is the reduced output swing due to the bipolar output transistors. This paper presents a novel BiCMOS circuit which uses bootstrapping to attain a full logic swing at the output. We present a design equation to estimate the size of the bootstrap capacitance as a function of power supply voltage. Simulations were performed using parameters from a 2.0 μm CMOS process with NPN option at supply voltages of 3.3 and 5 V. The circuit is a practical design which improves on the delay and power performance of previous bootstrapped BiCMOS inverters.",
author = "Elizabeth Brauer and Pradeep Elamanchili",
year = "1997",
language = "English (US)",
pages = "8--13",
editor = "Anon",
booktitle = "Proceedings of the IEEE Great Lakes Symposium on VLSI",
publisher = "IEEE",

}

TY - GEN

T1 - Full-swing bootstrapped BiCMOS buffer

AU - Brauer, Elizabeth

AU - Elamanchili, Pradeep

PY - 1997

Y1 - 1997

N2 - Bipolar circuits have high drive capability with low delay sensitivity to load while CMOS circuits have low power dissipation and high packing density. Combining both bipolar and MOS transistors on one monolithic substrate, Bipolar-CMOS (BiCMOS) circuits have high drive capability and low power dissipation at the expense of increased fabrication complexity. A major problem with conventional BiCMOS circuits is the reduced output swing due to the bipolar output transistors. This paper presents a novel BiCMOS circuit which uses bootstrapping to attain a full logic swing at the output. We present a design equation to estimate the size of the bootstrap capacitance as a function of power supply voltage. Simulations were performed using parameters from a 2.0 μm CMOS process with NPN option at supply voltages of 3.3 and 5 V. The circuit is a practical design which improves on the delay and power performance of previous bootstrapped BiCMOS inverters.

AB - Bipolar circuits have high drive capability with low delay sensitivity to load while CMOS circuits have low power dissipation and high packing density. Combining both bipolar and MOS transistors on one monolithic substrate, Bipolar-CMOS (BiCMOS) circuits have high drive capability and low power dissipation at the expense of increased fabrication complexity. A major problem with conventional BiCMOS circuits is the reduced output swing due to the bipolar output transistors. This paper presents a novel BiCMOS circuit which uses bootstrapping to attain a full logic swing at the output. We present a design equation to estimate the size of the bootstrap capacitance as a function of power supply voltage. Simulations were performed using parameters from a 2.0 μm CMOS process with NPN option at supply voltages of 3.3 and 5 V. The circuit is a practical design which improves on the delay and power performance of previous bootstrapped BiCMOS inverters.

UR - http://www.scopus.com/inward/record.url?scp=0030685611&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030685611&partnerID=8YFLogxK

M3 - Conference contribution

SP - 8

EP - 13

BT - Proceedings of the IEEE Great Lakes Symposium on VLSI

A2 - Anon, null

PB - IEEE

ER -