Degree-matched check node decoding for regular and irregular LDPCs

Sheryl L Howard, Christian Schlegel, Vincent C. Gaudet

Research output: Contribution to journalArticle

20 Citations (Scopus)

Abstract

This brief examines different parity-check node decoding algorithms for low-density parity-check (LDPC) codes, seeking to recoup the performance loss incurred by the min-sum approximation compared to sum-product decoding. Two degree-matched check node decoding approximations that depend on the check node degree dc are presented. Both have low complexity and can be applied to any degree distribution. Simulation results show near sum-product decoding performance for both degree-matched check node approximations for regular and irregular LDPCs.

Original languageEnglish (US)
Pages (from-to)1054-1058
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume53
Issue number10
DOIs
StatePublished - Oct 2006
Externally publishedYes

Fingerprint

Decoding

Keywords

  • Iterative decoding
  • LDPC codes
  • Reduced-complexity decoding

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

Degree-matched check node decoding for regular and irregular LDPCs. / Howard, Sheryl L; Schlegel, Christian; Gaudet, Vincent C.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 53, No. 10, 10.2006, p. 1054-1058.

Research output: Contribution to journalArticle

@article{ee801464280d49199edbb670b7e14b95,
title = "Degree-matched check node decoding for regular and irregular LDPCs",
abstract = "This brief examines different parity-check node decoding algorithms for low-density parity-check (LDPC) codes, seeking to recoup the performance loss incurred by the min-sum approximation compared to sum-product decoding. Two degree-matched check node decoding approximations that depend on the check node degree dc are presented. Both have low complexity and can be applied to any degree distribution. Simulation results show near sum-product decoding performance for both degree-matched check node approximations for regular and irregular LDPCs.",
keywords = "Iterative decoding, LDPC codes, Reduced-complexity decoding",
author = "Howard, {Sheryl L} and Christian Schlegel and Gaudet, {Vincent C.}",
year = "2006",
month = "10",
doi = "10.1109/TCSII.2006.882204",
language = "English (US)",
volume = "53",
pages = "1054--1058",
journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",
issn = "1057-7130",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - Degree-matched check node decoding for regular and irregular LDPCs

AU - Howard, Sheryl L

AU - Schlegel, Christian

AU - Gaudet, Vincent C.

PY - 2006/10

Y1 - 2006/10

N2 - This brief examines different parity-check node decoding algorithms for low-density parity-check (LDPC) codes, seeking to recoup the performance loss incurred by the min-sum approximation compared to sum-product decoding. Two degree-matched check node decoding approximations that depend on the check node degree dc are presented. Both have low complexity and can be applied to any degree distribution. Simulation results show near sum-product decoding performance for both degree-matched check node approximations for regular and irregular LDPCs.

AB - This brief examines different parity-check node decoding algorithms for low-density parity-check (LDPC) codes, seeking to recoup the performance loss incurred by the min-sum approximation compared to sum-product decoding. Two degree-matched check node decoding approximations that depend on the check node degree dc are presented. Both have low complexity and can be applied to any degree distribution. Simulation results show near sum-product decoding performance for both degree-matched check node approximations for regular and irregular LDPCs.

KW - Iterative decoding

KW - LDPC codes

KW - Reduced-complexity decoding

UR - http://www.scopus.com/inward/record.url?scp=33750591782&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33750591782&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2006.882204

DO - 10.1109/TCSII.2006.882204

M3 - Article

AN - SCOPUS:33750591782

VL - 53

SP - 1054

EP - 1058

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

SN - 1057-7130

IS - 10

ER -