A probabilistic LDPC-coded fault compensation technique for reliable nanoscale computing

Chris Winstead, Sheryl L Howard

Research output: Contribution to journalArticle

25 Citations (Scopus)

Abstract

A method is proposed for computing with unreliable nanoscale devices that have a high rate of transient errors. Errors are corrected using a probabilistic circuit in which device noise is leveraged as a computational asset. Example designs that achieve a low output bit error probability are presented. The effect of permanent defects is also evaluated, and transient device noise is found to be beneficial for correcting hard defects for defect rates of as high as 0.1% and transient fault rates above 1%. When compared with existing fault-tolerant methods, the sample design requires considerably fewer redundant gates to achieve reliable operation. These results predict that some degree of engineered randomness may prove to be a useful signal-processing feature in future nanoelectronic systems.

Original languageEnglish (US)
Pages (from-to)484-488
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume56
Issue number6
DOIs
StatePublished - 2009

Fingerprint

Defects
Nanoelectronics
Signal processing
Networks (circuits)
Compensation and Redress
Error probability

Keywords

  • Aulty gates
  • Error-correction
  • Fault-tolerancef
  • Low-density parity-check (LDPC) codes
  • Reliable computation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

@article{ce42a4bb2d46460b84ccd0b3b9a85eb6,
title = "A probabilistic LDPC-coded fault compensation technique for reliable nanoscale computing",
abstract = "A method is proposed for computing with unreliable nanoscale devices that have a high rate of transient errors. Errors are corrected using a probabilistic circuit in which device noise is leveraged as a computational asset. Example designs that achieve a low output bit error probability are presented. The effect of permanent defects is also evaluated, and transient device noise is found to be beneficial for correcting hard defects for defect rates of as high as 0.1{\%} and transient fault rates above 1{\%}. When compared with existing fault-tolerant methods, the sample design requires considerably fewer redundant gates to achieve reliable operation. These results predict that some degree of engineered randomness may prove to be a useful signal-processing feature in future nanoelectronic systems.",
keywords = "Aulty gates, Error-correction, Fault-tolerancef, Low-density parity-check (LDPC) codes, Reliable computation",
author = "Chris Winstead and Howard, {Sheryl L}",
year = "2009",
doi = "10.1109/TCSII.2009.2020946",
language = "English (US)",
volume = "56",
pages = "484--488",
journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",
issn = "1057-7130",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - A probabilistic LDPC-coded fault compensation technique for reliable nanoscale computing

AU - Winstead, Chris

AU - Howard, Sheryl L

PY - 2009

Y1 - 2009

N2 - A method is proposed for computing with unreliable nanoscale devices that have a high rate of transient errors. Errors are corrected using a probabilistic circuit in which device noise is leveraged as a computational asset. Example designs that achieve a low output bit error probability are presented. The effect of permanent defects is also evaluated, and transient device noise is found to be beneficial for correcting hard defects for defect rates of as high as 0.1% and transient fault rates above 1%. When compared with existing fault-tolerant methods, the sample design requires considerably fewer redundant gates to achieve reliable operation. These results predict that some degree of engineered randomness may prove to be a useful signal-processing feature in future nanoelectronic systems.

AB - A method is proposed for computing with unreliable nanoscale devices that have a high rate of transient errors. Errors are corrected using a probabilistic circuit in which device noise is leveraged as a computational asset. Example designs that achieve a low output bit error probability are presented. The effect of permanent defects is also evaluated, and transient device noise is found to be beneficial for correcting hard defects for defect rates of as high as 0.1% and transient fault rates above 1%. When compared with existing fault-tolerant methods, the sample design requires considerably fewer redundant gates to achieve reliable operation. These results predict that some degree of engineered randomness may prove to be a useful signal-processing feature in future nanoelectronic systems.

KW - Aulty gates

KW - Error-correction

KW - Fault-tolerancef

KW - Low-density parity-check (LDPC) codes

KW - Reliable computation

UR - http://www.scopus.com/inward/record.url?scp=67650125235&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67650125235&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2009.2020946

DO - 10.1109/TCSII.2009.2020946

M3 - Article

AN - SCOPUS:67650125235

VL - 56

SP - 484

EP - 488

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

SN - 1057-7130

IS - 6

ER -