A probabilistic LDPC-coded fault compensation technique for reliable nanoscale computing

Chris Winstead, Sheryl Howard

Research output: Contribution to journalArticlepeer-review

25 Scopus citations

Abstract

A method is proposed for computing with unreliable nanoscale devices that have a high rate of transient errors. Errors are corrected using a probabilistic circuit in which device noise is leveraged as a computational asset. Example designs that achieve a low output bit error probability are presented. The effect of permanent defects is also evaluated, and transient device noise is found to be beneficial for correcting hard defects for defect rates of as high as 0.1% and transient fault rates above 1%. When compared with existing fault-tolerant methods, the sample design requires considerably fewer redundant gates to achieve reliable operation. These results predict that some degree of engineered randomness may prove to be a useful signal-processing feature in future nanoelectronic systems.

Original languageEnglish (US)
Pages (from-to)484-488
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume56
Issue number6
DOIs
StatePublished - May 21 2009

Keywords

  • Aulty gates
  • Error-correction
  • Fault-tolerancef
  • Low-density parity-check (LDPC) codes
  • Reliable computation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A probabilistic LDPC-coded fault compensation technique for reliable nanoscale computing'. Together they form a unique fingerprint.

Cite this